Unified Power Format (UPF) is an industry wide power format specification to implement low power techniques in a design flow. UPF is designed to reflect the power intent of a design at a relatively high level. UPF scripts help describe power intent such as: which power rails to be routed to individual blocks, when blocks are expected to be powered up or shut down, how voltage levels should be shifted between two different power domains, and type of measures taken for retention registers and memory cells contents if the primary power supply to a domain is removed, hence helping the design to be more efficient. With power becoming an important factor in today's electronic systems, there is a need for a more systematic approach to reduce power in complex designs; and UPF is developed to address this need. We have developed the complete UPF based low power design flow from high level behavioral description to physical layout. The design flow is accompanied by an example-driven and self-study tutorial suitable for hands-on teaching. The examples cover a variety of low power methods such as clock-gating, multi-voltage, power gating, and the combination of multi-voltage and power gating. This design flow is implemented using Synopsys electronic design automation tools and tested on Synopsys generic 90nm and 32/28nm libraries. The synthesis scripts are setup in ‘tcl’ format that are compatible with the Synopsys synthesis and physical design tools.